Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by superzz

  1. S

    hi guys,I found a very weird problem in cadence 5141, thanks in advance who help me.

    When I add a new symbol in schematic L windows, like a res or something els. The schematic editor didn't show it default value(like w=20u,l=1u,m=2), and the spectre can't generate right netlist which should include w=20u,l=1u. What's the most f**ken weird thing happen when I change w ( or...
  2. S

    DRC erroe in cadence 5141 assuraany one has this problem???

    There are two different Vdd in my schm. Avdd and Dvdd, but assura can't indentify them.it still report the error that the Nwell is not connected to the Vdd. The rule of distance betweem AA to Nwell depend on whether Nwell connecct to Vdd. anyone have this kind of problem???

Part and Inventory Search

Back
Top