Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hey I have found the solution. I place it here in case someone will face the same problem.
The solution was to set the input registers as asynchronous in ISE constraints. Simple :)
Hey
While trying to simulate my project with delays using SDF I'm getting setup/hold violation but only with input registers (register that directly save state from pins). Is there any way to solve this problem? I use ISE 10.1 and the input signals are randomly generated.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
