Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sunbeam

  1. S

    CMOS Bandgap: Effect of BJT's low 'beta' and high base res?

    In typical cmos technology, vertical pnp is utilized as diode, so low beta does not affect bandgap performance. But I think base res could be a problem to deteriorate the exponential relationship of Ie and Vbe.
  2. S

    modeling PWM stage- how to calculate the phase shift?

    modeling PWM stage It depends on your siulation,tran or AC? delta therta = 2*pi*delay/sampling period.
  3. S

    Some basic question about analog circuit.

    PLL is used for clock generation in the digital chip,so a ADC is unnecessary. ADC is widely used as the signal interface between the analog circuit and digital circuit.
  4. S

    PLL's jitter, stability, etc according to it's BW

    PLL BW, jitter etc It depends on... There are some parameters which influence the performance you have said. jitter: if your system's noise mainly from vco, then a larger BW helps to reduce the jitter; the setting of BW is a trade-off with the vco phase noise and the reference noise(divider...
  5. S

    Cadence's the DC operating point window

    yes,you got it. from tools manu you also can select the opration conditin to show their oprating conditions.
  6. S

    relationship of bandwidth of CMFB and signal loop

    at least your CM GBW is compared to your DM GBW.
  7. S

    a question about bootstrapped technique

    the bootstrapped technique(fig.1) can enhance the gain in the ota application. but the bootstrap introduces a positive feedback loop in the ota. How about its stability? If the closed loop negative feedback is strong enough to overcome the positive feedback introduced by bootstrap, is the ota...
  8. S

    question about conjugate complex poles in miller opamp

    Hi, LvW, thank you for your help. I got it.
  9. S

    Gain boosting circuit design

    yes,if you use full diff amp as gain boosting cell,you should add cmfb part
  10. S

    question about conjugate complex poles in miller opamp

    hi, I have a question about conjugate complex poles in opamp. Thank you all in advance. when i adjust the size of miller cap in two-stage opamp, in some regions i get conjugate complex poles,which means the dominant and second pole turn into conjugate complex pairs. from the view of transfer...
  11. S

    pic c code for square wave generator

    quartz crystal generator square how about the signal purity spec?
  12. S

    3 stage differential amplifier

    oprational amplifiers:theroy and design by Huijsing this book is recommended
  13. S

    What to verify in a divider used in PLL systems?

    divider besides, check the largest working frequency.
  14. S

    What simulation do we have to take when design a PLL

    for a circuit design, whether simple or not, tran simulation is an essential because it is the most reliable. you should run tran simulation in each part of your pll to confirm its function and performance. VCO:pss and pnoise simu to check the phase noise performance. tran simu sweep the...

Part and Inventory Search

Back
Top