Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have designed a BPSK demodulator using costas loop in simulink, but i was not able to achieve exact phase locking. there is small phase delay even after locking. can some body help to rectify it.
Re: layout design
as device scales down SiO2 layer thickness decreases which results in leakage of current, to rectify this Hi-K material is used. Speed increases as frequency increases when technology scales down.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
