Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by subos

  1. S

    SystemVerilog simulation in Questasim 6.2b ?

    systemverilog questasim Thanks for your help. So, I can omit these warnings.
  2. S

    SystemVerilog simulation in Questasim 6.2b ?

    [svchk] - some checking for conflicts Thanks for your reply. The following is the source file. I download it from an open-core website. /* ------------------------------------------------------------------------------- * (C)2007 Robert Mullins * Computer Architecture Group, Computer...
  3. S

    are there some resources websites for micro-network??

    yeah, I know this group. I have read many papers from this group that focuses on the design and implementation of NoC. Thanks anyway. In addition, there is a good NoC resources website: **broken link removed** Actually, I want to find some forums where I can find some reference books and...
  4. S

    are there some resources websites for micro-network??

    Can anyone recommend some websites for micro-networks (for example, inter-chip interconnection networks, on-chip interconnection networks) instead of traditional large scale networks?
  5. S

    SystemVerilog simulation in Questasim 6.2b ?

    questasim 6.2b systemverilog The following warning is reported. Some checking for conflicts with continuous assignments to variables not yet supported. Run vopt to provide additional design-level checks. It can be seen clearly in the technotes that QuestaSim6.2b supports "continuous...
  6. S

    read_parasitics and set load

    I want to ask this question too. For the pre-layout power analysis, someone suggests to use "set_load" command to specify the amount of capacitance on the high fanout nets such as clock net. However, how to get the capacitance value set for the clock net? Added after 8 minutes: Below is the...
  7. S

    Please recommend a good network textbook

    Two books for professional designers on interconnection networks or routers: 1. Interconnection networks: an engineering approach 2. Principles and practices of interconnection networks
  8. S

    Network Performance Evaluation

    Load is the amout of traffics trasferring in the network. Generally, offered load represents the traffic entering the sources. Accepted load (throughput) means the data accepted by the destinations. The x-axis of CNF is offered load. The y-axis may be network latency or accepted load...

Part and Inventory Search

Back
Top