Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by strut911

  1. S

    Meshnetics complete development kit and software

    https://www.nytimes.com/2008/11/17/world/europe/17russia.html
  2. S

    HELP: Panelizing in CAM 350

    I tried to do it, but could not get my NC Drill to import or export properly. Even though you can panelize the board, you need to be able to get the drill data so that they know which drills you need and where they are. I think the biggest problems I had were the NC Drill file and the drill...
  3. S

    Fractal Geometry - Using Mathematica

    examples of fractal with mathematica Last file
  4. S

    Fractal Geometry - Using Mathematica

    fractal mathematica Fractal Geometry - Mathematical Foundations and Applications Author: Kenneth Falconer
  5. S

    USB H0st c0ntr0ller design with VHDL code

    Hi all. Sorry, but this is most likely a device core. You can tell from line 74 of pdiusb.vhd: "Reset from host detect" A host would never need to detect a reset condition on the bus since only the host can assert a bus reset. Also, the design is a bit simplistic for a host controller. Many...
  6. S

    What do you think about IP cores from Cast ???

    I think the Cast IP cores for USB are a bit simplistic. They leave a lot of processing to the CPU. I am trying to find Designware USB cores to evaluate as well. If anyone would like to trades their USB designware cores for something, I would be more than happy to oblige them. strut911
  7. S

    What do you think about IP cores from Cast ???

    I think the Cast IP cores for USB are a bit simplistic. They leave a lot of processing to the CPU. I am trying to find Designware USB cores to evaluate as well. If anyone would like to trades their USB designware cores for something, I would be more than happy to oblige them. strut911
  8. S

    anyone knows a USB 2.0 Transceiver?

    Might also want to check out the UTMI spec. It will be very useful, since most companies seem to be conforming to it. strut911
  9. S

    need help with source code in verilog!

    You have two posedge statements in your always block. The only time this can happen is if one of those statements is a reset. Leonardo looked at your code and realized that neither signal was a reset, and so flagged the block as illegal. There is no structure in the FPGA that can trigger off two...
  10. S

    Help me about cadence ldv v3.0!

    I normally only use the tool in command-line mode, but usually, you need to include some kind of compiler directive to signal it to dump a file. Usually, I use something like this: initial begin $shm_open("Sim"); $shm_probe("AC"); ... $shm_close; end in some cases, you can use the...
  11. S

    IEEE std 1364-2001 latest verilog standard reference

    the VHDL doc is also posted. thanks for the work.
  12. S

    IEEE std 1076-2000, latest VHDL reference

    vhdl reference manual 2002 pdf great document. thanks.
  13. S

    One of the BEST Verilog / Synopsys / PLI sites - I have ever

    another place i like is http://www.janick.bergeron.com that is a verification site and the home of the verification guild. and http://www.deepchip.com is the homepage of the email synopsys user group (ESNUG) there is a lot of informative articles and posts there. strut911
  14. S

    F P G A Development board

    check out **broken link removed** the dev. board contains a xilinx spartan2 200k gate fpga at a cost of ~$120. seems like a good deal. strut911

Part and Inventory Search

Back
Top