Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
loop stability analysis on bandgap
there are negative feedback and positive feedback at the same time.
u can simulate the loopgain and phase margin keeping the feedback loop closed.
by inserting a Vac into the location between the output of opa and the gate of pmos mirror u can simulate Gv,and...
yeah
i just want to point out that what 'scaling capacitor' means
in my design, that capacitor is 32/31 times the size of 1LSB capacitor
hi protonixs:
1LSB capacitor is 100fF, and it cannot be divided into 32 parts for the process precision. if i choose a large 1LSB capcitance, the cap array...
to simulate offset of a comparator,i use mos transistor model *_mis which is used for monte carlo analysis in spectre of cadence, but i dont know what the 'correlation index' of the input diff pair should be set, anyone knows?
and i also want to know how to get histogram
thx for ur answer
regulator,i think u mean ldo,serve as power supply.
i think what u need for ur adc is volt ref,generally bandgap voltref.
it needs trimming to obtain accurrate value
hi all,
a charge-redistribution dac is needed in my design.
the scaling capacitor is 32/31 times the size of the unity capcitor,
to achieve good matching,how to design the layout?
ur suggestion appreciated
hi all,
a charge-redistribution dac is needed in my design.
the scaling capacitor is 32/31 times the size of the unity capcitor,
to achieve good matching,how to design the layout?
ur suggestion appreciated.
i found the reason in today's test
the noise on the output of ldo is large and it is amplified even modulated through pll
so the pll unlocked
when added bypass capacitor to reference voltage to minimize noise
pll locked
minimized noise furtherly
pll locked and c/n improved
low noise ldo needed...
Hi,everybody
i have designed an on-chip ldo for cmos gps rf frontend. when tested,
the output from ldo is normal while the pll is not locked-difts around 1.57G.
when i used signal generator to supply a stable 1.8V voltage,replacing ldo,pll locked
i doubt that the on-chip ldo has too large...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
