Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by steve_guo

  1. S

    Gain + Phase compensation in folded cascode OTA-Cap integrator

    1.what's the purpose of PMOS current mirror ? It seems strange . 2.your testbench is not right for AC simulation.
  2. S

    do we really need high dc gain?.....

    Why are they exactly the same? Have u deduce the final solution yet ? Let's check a single pole system, A(s) = A/(1+s/p) --- Open Loop I think the close loop should be like this, (A/1+A)*(1/1+s/A*p) --- Close loop As u can see,the former part in equation is affected by DC gain. Maybe there is...
  3. S

    do we really need high dc gain?.....

    as a instance, u can try to solve step response of a feedback loop other than using a single tone input. u are supposed to see some difference. DC gain acts as a static settling error in the final results. It do make sense in a some cicuits e.g. switch cap,anyway,High dc gain benefits the linearity.
  4. S

    About CMIM mismatch????????

    u can refer to design rule wihch may include some of the key parameters related to mismatching. Depending on these, the size of MIM cap can be determined.
  5. S

    Design of a folded cascode opamp....

    u'd better to have a driving stage to drive resistor load unless it is large.
  6. S

    How to get a fixed time step with Hspice

    Try spectre, an option named strobeperiod could be a choice.
  7. S

    About the delay of hysteresis comparator

    Baically, open-loop comp's delay is limited by RC constant. But, It's a different story for hysteresis comp where positive feedback is generally used. U can try to find a small signal domain settling time by solving laplace equations. Unfortunately,comp works in large signal condition most of...
  8. S

    problem with charge redistribution DAC..

    Caps size is limited by KT/C noise, Settling time , Mismatching etc. U can use these spec. to define reasonable value of caps. SW is also determined by settling. steve guo
  9. S

    [SOLVED] Can cadence ic5141 be installed in Ubuntu9.04?

    I've installed ic5141 usr4 on ubutun 9.10, It works great. So,I suggest to use the latest version of ic5141.
  10. S

    How does SAR register function in SAR ADC?

    Re: problem with SAR ADC what's your bandwidth? How much resolution you need? SAR is suitable for middle speed and middle sample rate. e.g 10 ~ 14 bit, several Mega Hz
  11. S

    Failed to start cdsdoc, please help !!!

    opteron environment variable arch Just open a firefox/mozilla window then,you can use cdsdoc. looks stupid but useful,~~
  12. S

    guide for installation of IC5141 USR5 on RHEL 5.1

    ncompress rh5 Is that real ? I've heard RHEL5's kernel cannot be compatible with IC5141.
  13. S

    Best OS for Cadence IC5141 & IC610

    cadence ic610 run on rhel4.2 RHEL4 or CentOS4 Both of two versions could be run on it
  14. S

    opamp by gm/Id approach

    Current is too small, You can simulate a simple case with diode connected MOSFET and try to get it's gm/ID vs ID curve 280 is too high and I think you should reconsider the accuracy of the model. From my experience,Model has dicontinuity in extrmely low current condition

Part and Inventory Search

Back
Top