Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ring vco design in cmos
I think just set .option accurate will be ok.........
if u set .tran 0.1ns or 0.01ns, smetime your waveform file become too large to view.....
I post many times before.
nW@ve just can display *.tr0.
but if u run dc and ac analysis. It will not be ok.
I hv never try micromagic.
Where to try it? Can someone post?
thanx~
avanti linux software
St@r-SIM doesnt hv linux version....
St@ar-HSP*CE hv linux ones,but no waveform viewer...
So......try another way....
maybe h*s*i*m is a good choice....
Good luck ~
Book Name:" Design of Analog CMOS Integrated Circuits "
Author: Behzad Razavi
ISBN:0-07-118839-8
U also can search by google...u will find more books! 8)
Good Luck
thanx for roli's info
as rfsystem said,I see the same view on IEEE
papers.It did improve the linearity of the PLL system.
But how to measure the jitter of the pll by simulation.& how small of the jitter is,we can say the pll is goo design?
thanx a lot~
also Nov@s D*bussy's nwave can display *.tr0
but ! but! can cosmos display *.ac0 & *.dc0
generated by hspice?
if someone know another one, plz let me know....
thanx~
pll design report
hi
I want to design a PLL.
I meet some problems:
1.how to make PFD to "ZERO DEAD-ZONE"
2.how to measue the jitter? soft or info..
if someone has the experience,plz help me..
n...ASIC Design Methodologies & Tools
so good Forum!!
THANX!!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
