Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
well, the clock is divided in my design, so i used the "create_generated_clock" command to create a new clock. is there any thing else that i should pay attention to when i create a new clock?
I met some problem when i use ccopt_design command in innovus, there will be error which is shown in the picture below:
How could i load the missing time lib? which command should i use to avoid this problem?
ok i got you! btw i have modified the scripts and solved the problem accroding to your adivse, thanks a lot! what's more, there is another question: if i want to add pad on io cells, should i directly put the pad above the io cell with the command "addInstance"? is there any other issues that i...
Here is my globalnetconnection, sroute command and sroute settings, is there any problem? very appreciate your help!
what I found in apr progress is that the power io pads not only the CORE DRIVER but also the IO DRIVER, they are not connected to the power nets(there is not any wire...
How should I add power IO in innovus?
I use tsmc n28 hpc+ pdk library, and i add the power IO in netlist like this:
VDD and VSS is to drive the core, VDDPST and VSSPST is to drive the IO block.
And my IO block is connected as below in netlist file:
however, the power IO is still not connected...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
