Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In some datasheets about delta-sigma DAC products, I find that the DAC outputs are general not from 0 to Vdd, but from 0 to 0.65Vdd or so such as CS4344/5/6/8 from CIRRUS LOGIC. If it is to prevent the out of range of modulator, I think the output can swig from 0 to 0.8vdd or so.
Who knows...
For a system, poles in the right plane of the quadrant will affect the stability of the system.
But for an opa, poles in the right plane and zeros in the left plane of the system will affect the stability of the opa. For an opa in a feedback system, you also conside the relationship of GB and...
Do you mean when the phase is increased or decreased to some extent, there is be a 180 substracted or added? This is normal for the display.
If it is not this case ,then it may be a bug for the tool.
Transistor matching?
1. you can read some layout books
2. You can enlarge sizes of transistors for matching and deceasing λ(channel length modulation effect), however your circuit will suffer from the increasing of parastic effects.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
