Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ssankurathri

  1. S

    interfacing encoder SSI output to RS-422 port...

    Thank you. Can we change this SSI to UART? Any modules available to do this? Regards, skr
  2. S

    interfacing encoder SSI output to RS-422 port...

    Hi, I am new to working on these protocols. I have couple of encoders which provide SSI output. I need to interface these outputs to RS-422 port of micro. Can I use any RS-422 transceiver to do this? what kind of interface do I need to use? Any guidance on this would be much helpful. Regards, skr
  3. S

    signal routing using clock framework

    Thanks. it is Xilinx. can I use BUFG primitive on this internal signal, as it is not a input pin?
  4. S

    signal routing using clock framework

    Thanks. it is a gated clock. you are right. The logic generated clocks can be unreliable. can u plz tell me why it is not recommended to force them on to clock networks? and how to force them on to clock networks? Regards skr
  5. S

    signal routing using clock framework

    Thanks. synthesizer hasn't routed it on clock network. so, I want to use constraints. plz guide me in using correct constraints/attributes. Regards skr
  6. S

    signal routing using clock framework

    Hi, I have an internal signal in fpga. This internal signal, I would like to use it as clock. so, want to route it using the clock framework of fpga there by reducing the skew. what attributes I can use on this signal to make sure that FPGA treats it as clock. Regards skr
  7. S

    Need altium short cut ??

    delete sheet -> right click on sheet to be removed and hit delete/remove from project set the gerber -> in output job file, gerber output option need to be configured to import the routing and placement from other board -> use import option in altium Regards skr
  8. S

    netlist creation in altium 6.6

    do you mean transferring design from schematic to PCB? if so, design-> update PCB regards
  9. S

    Altium: I don't want to print PCB border/outline

    Hi, work backward. check for all the layers you selected to print for page 2. it may be keepout layer also.
  10. S

    [SOLVED] How to add logo in PCB without microsoft word?

    Re: placing logo on PCB using altium? copy the logo image from anywhere using any means. like paint, photoviewer, image selection from pdf etc and paste it on PCB in altium
  11. S

    Altium 'IsViaInPad' Query

    sorry...am just trying out some ideas. There is something called 'pad class'. how about using 'isvia and inpadclass'
  12. S

    Altium 'IsViaInPad' Query

    sorry...i did a typo. it should be 'isvia and incomponent'
  13. S

    How to generate UCF file from a schematic by Altium?

    Hi, did you try posting this in altium support forum? because the altium support is so good, we can find answer very quickly over there. Regards
  14. S

    Altium 'IsViaInPad' Query

    Hi, just a quick thought. Rule: 'ispad and incomponent' should take care of this. In component means we can select the components whose pads are having these vias. Regards
  15. S

    problem with altium ( no via connect)

    Hi, go to layers (key 'L') and check whether vias visible option is ON or not. i.e., in Show/Hide tab, vias should be final. They might be hidden. cheers skr
See more

Part and Inventory Search

Back
Top