Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
simple binary counter
Reset low implies that it gets activated when it has a low voltage flowing through that pin.
A ripple counter is asynchronous so it would not be as precise as a synchronous one.
But a ripple counter would be way easier ...
Hope that helps ...
Cadence
Hello
I am having trouble with this question
Design a PMOS load common source amplifier to provide a gain of 40db and unity gain frequency of 100 MHz
I have tried a combination of gm/Id and hit and trial and am unable to meet both the constraints.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
