Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: about sampling time
I mean the time used to sample the signal. But it is not the settling time. For a SC SHA, the whole period include sampling phase and hold phase. During the hold phase, the neccessary time is settling time. During the sampling phase, the necessary time is sampling time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
