Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you for reply...
So what I understood from your reply (Sorry...I am not aware of Simulation methdology your are talking about)
We cant reduce the limit directly...There must be a minimum transition time on a signal...or else the logical gate may not capture it...
Yes, I am facing min tran violation at fast corners. Limit set is 50ps and actual tran is 25ps.
I am trying to understand why min tran is needed. What if I reduce my tran limit to less than 25ps (to remove the violation), how it will affect my design.
I am using Conformal LEC.
In my rtl to intermediate LEC , there are few unreachable points...
I know how unreachable points come into picture....
My question is do we have to map those points...
Also if unreachable points are in both golden and revised then only they can be mapped right...
I am trying to do zero wlm analysis.
But in the reports its not showing any wireload model being used
In library there was no wireload model so I have defined one.
Need to know the commands to include wireload model
Thank you
I want to perform optical simulation using hfss.
In this simulation i want to find out how much light/incident wave is absorbed by a SWCNT(single walled carbon nano tube) or any general solar cell structure.
So is there a hfss manual or tutorial for optical simulation seperately.
Please reply.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
