Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Here's what i came up with:
module state(
input btn, clk, rst,
output [1:0]ld
);
reg [1:0]count = 0; //gives values from binary 0-3
reg enable = 1; //enable whenever the button is released
always@(posedge clk)
begin
if(rst)
count = 0;
if(btn)begin
if(enable)begin
count =...
In tried the code you have wrote (not exactly) and It shows all the count
Example: when I hold down the button, the outputs (in LEDs) will count binary 0-3 until I release the button.
I am trying to get a button to toggle with 00,01,10,11 (in a loop) each time I press it.
:/
Ok I know this might sound stupid and maybe easy, but I want to make a module in verilog that each time I press button and release once, the output will be either binary: 00,01,10,11,00,01...etc.
Basically I want to make count up once each time I press the button.
When I attempted to code it, I...
It's more like 3x4-bit capture register
And it counts a binary 1 to 9 (4-bit loop). And it goes to the [11:8],[7:4] and [3:0] input of my 7 seg module. The [15:12] will be fixed values.
And yes there will be a reset register ... Or button to start back from the 1st segment slot
ok this might be confusing but bare with me....
im trying to make 12-bit stop counter where i have one button input that stop each 4-bits slots i'll put in my segment display module
whenever i press a button, it stops one segment to display a number and if i press the same button again...
Language: Verilog
Board: Xilinx Basys2
Hi
I am trying to make a counter that has a reset, clock (board's speed 50MHz), and a manual stop button inputs and outputs are 4-bits for a 7-segment-display.
However, i am trying to count from 1 to 9 (of course in a loop) and if i pressed the stop...
Hi
I'm new verilog however I need a project idea involving verilog.
The project involves Infinite state machine desgin model and cannot be a stop light.
I can't think of anything involving state machine so I'm asking you guys to give me some ideas.
Please help out
Thanks for reading
:)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.