Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello All,
I am very grateful to this forum for answering a lot of my questions.
However, there is one small concept that i am not quite getting the hang of it.
The question that has been bothering me is the dependency of the transition times of clock signal and data signal on the setup time...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
