Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Son

  1. Son

    Need information on trench construction

    Re: Trench Construction Very quick. -mask -plasma etching -fill with SiO2 -fill with polysilicon **broken link removed** A deep trench is like a wall, it prevents parasitic currents making the chip less sensitive to LU. STI has no effect on LU. Son.
  2. Son

    PC configuration for layout under windows

    Hi, What is the best PC configuration (CPU, RAM, graphic card) for IC layout work under windows? Running with Tanner for instance. Thank you. Son.
  3. Son

    drc violation: contacts must be covered in Met1

    Metal1 must enclose contact, metal2 for via1, metal3 for via2... Open your DRM at 'Contact'.
  4. Son

    Flip chip design layout Issue

    This image shows the difference between wire bond and solder bump packagings. In the later case one says it's a flip chip: the chip is up side down. **broken link removed**
  5. Son

    [help] large transistor layout design.

    Multifingering looks ok. Use metal for wiring as far as it's possible. The poly gate doesn't need multiple contacts. For drain and source metallization, follow electromigration rules.
  6. Son

    What does flipchip design mean?

    Re: what is flipchip design Not necessary. Both placement types exist on each technology.
  7. Son

    Flip chip design layout Issue

    It depends on your process. A special top metal layer is needed.

Part and Inventory Search

Back
Top