Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you so much for replies. I don't want to predict or fix the simulation time before running the code. I tried with above TCL script, just to know what result will come out. I have a veilog code and i want to know the exact simulation time for it. Any other way to calculate that?
I mean only simulation time. what exact time i need for only simulation of my design.(i don't want any design elaboration and other time included in that.)
The below TCL command in transcript window of modelsim giving me 342244 microseconds per iteration(this is simulation time) for my...
Does simulation process in modelsim contain parse,elaborate and simulation steps? if yes, then how i can calculate exact simulation time of a verilog code in modelsim?(excluding the time required for parsing and elaborating)
Thank you
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
