Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have read few papers on cmos domino logic which talks about the immunity of noise. So I want to compare those domino logic w.r.t noise immunity. Thus, I was trying to simulate the circuits for noise analysis.
Thanku so much.
Please clarify me about how to perform the noise analysis of digital cmos e.g domino logic which has more than one inputs and one clocked input.
Thanks
After providing the following input:
vin1 v1 vss ac 0.9V sin(0V 0.9V 100MegHz 20ns 0)
and doing the noise analysis using:
noise v(vout) vin1 dec 10 1MegHz 100MegHz
I have got the following results:
ngspice 4 -> print inoise_total
inoise_total = 1.294150e-03
ngspice 5 -> print onoise_total...
I have created a file for cmos inverter using ngspice.
The ngspice netlist is as follows:
*******************************************
.include technologyfiles/16nmLP.pm ; LP stands for Low Power. It has high tox and high vth values. nmoslp and pmoslp refers to this file
.param psu = 0.9
.param...
Hello All,
In some part of my circuit, there is a pmos transistor connected between Vdd and node X (circuit 1) and width=w as shown in the image linked below (querypmos.png) . In another circuit, a series of pmos and nmos transitors are connected between Vdd and node X (circuit 2). What will be...
I have done simulation of a combinational circuit (3-input nand gate) in cmos technology. The purpose is to find out the power dissipation and delay in the circuit. The simulation is done in ngspice.
Now, I need to calibrate the simulation parameters in order to make sure whether simulation...
Hello All,
Regarding the gate oxide thickness, there are two parameters named toxe(electrical) and toxp(physical) in predictive technology modeling files.
Please let me know how to correlate the parameter "tox" which is always used for gate-oxide thickness instead of the above mentioned toxe...
Hello All,
Although few were the previous post related to this topic, yet i could not understand how to test using benchmark circuits. Please give me some idea or links in relation with the same.
Currently i am testing using very simpe circuits like cmos inverter, nand gate etc. I have no...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
