Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for responding ... would u please upload the document ... i have ipcores generated from xilinx also but i need to design it on own its necessary for me so if u have any idea on that pls help me out .. like the blocks needed ie twiddle factor generation , multilplier,.. etc and also...
hello anyone pl s help me in designing fixed point fft.. i mean i need the steps in designing like the blocks which i need to design to compute fft using verilog hdl for 64 pt fft reply as early as possible urgently needed :?:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
