Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The LVDS signal is not data, only timed pulses for a camera high power light source (IR). The noise is probably due to a number of factors on a different board (not mine that interfaces with it). Nevertheless, I must clean it up as best as I can. The design works pretty good even with the...
No, this is a noisy LVDS transmission line. There is an external LVDS to TTL converter that does a pretty decent job of passing "everything" through. I don't have control over this board as it is in production. I have added a schmitt trigger to the input side of my CPLD which cleans things up...
I'm trying to build a digital filter. I want to kick off an output pulse that runs for just four cycles that is 1.5ms high, 1.36ms low 4 times, then stops and waits for the another valid trigger input to start it all over again. However, After the initial "good" rising edge there is about...
Hi guys,
I recently launched my Robot kit Logitraxx on Kickstarter. Its basically Tamiya type tracked vehicle equipped with Spartan 6 FPGA, onboard USB to JTAG, and plenty of I/O and sensors. If you are looking to learn basic VHDL for FPGAs aimed exclusively at robotics, this is the perfect...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
