Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Skov

  1. S

    req: schematic for flash-based PICStart Plus programmer

    18f6720 eagle Important bug was detected in your scheme. Pin AVDD should be connected to VDD. In other case the initial loading of firmware into PIC18 is failed.
  2. S

    Digital oscilloscope Project

    oscilloscope schematics >>That is not true, normally the input impedance of oscilloscopes is 1 MΩ || ~10-100 pF. I don’t understand what are you talking about. The question was why the oscilloscope has limitation +-5V for input voltage. Do you mean that you know the oscilloscope with such...
  3. S

    Digital oscilloscope Project

    build dso oscilloscope Usually, the input chain of oscilloscopes has low resistance (50..150 Ohm) in accordance with low impedance of cable which is connected to oscilloscope. The dissipated power for input chain is limited.
  4. S

    Digital oscilloscope Project

    oscilloscope frontend Hi, >>Skov, just some questions for you: >>Why EPM3064-7 wasn't fast enough? Did you write firmware for this project and check it in simulator? Why do you think that EPM3064-7 is enough? I think it depends on tasks for CPLD. My project was fully completed and...
  5. S

    Digital oscilloscope Project

    gameboy oscilloscope 2monnoliv: Hi, my oppinion: 1) It is recommended to add pull-up resistors for JTAG. 2) CP2101 is more simple than FTDI 3) The trigger scheme should be implemented in CPLD I made DSO with almost the same architecture. EPM3064-7 was not fast enough. I was forced to use...
  6. S

    Problem when programming Max7000S with JTAG

    byteblaster mv pull up I had the problem with BB and EPM7... The problem was solved by setting the capacitor 100pF between TDI and GND. Sorry, don't remember exactly - may be it was TDO.
  7. S

    Configuration of ACEX 1k10 via LPT

    acex 1k10 I'd like to configurate EP1k10 using SP mode and LPT. I have the following questions. 1) What is the simplest scheme for that? I think two signals should be enaugh - Data0 and DCLK. I'm ready to wait 1 second after power ON for reseting of PLD. I don't need nStatus and nConfig...

Part and Inventory Search

Back
Top