Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Sitansusekhar

  1. S

    Problem with BSIM SOI syntax in Spectre

    Hi, I write the following syntax in spectre(cadence) for BSIM SOI device. MN1 (net011 net023 net021 0 ) nmos1 w=200n l=100n vth0=0.7 my model file is defined as .model nmos1 bsimsoi version=4.4 When I try to simulate following warning is found in log file. `vth0' is not a valid...
  2. S

    verilogA Help to find frequency

    Hi... Is it possible to find instant frequency of input signal in a circuit using verilogA code?
  3. S

    verilog Help

    Is it possible to find instant frequency of a signal during transient simulation of circuit using verilogA code?
  4. S

    Problem in using bsim SOI veriloga code in Cadence

    Hi dick_freebird, Thanks for reply. I can edit CDF once I created cellview. But I am not able to create cell view. when I am trying to create cellview it shows syntax error in verilog code. Can u plz helpme ???
  5. S

    Problem in using bsim SOI veriloga code in Cadence

    Hi, I was trying to simulate verilog-A code of bism SOI v4.4 (Code is taken from berkely site). When I am using that in hspice it work perfectly without any problem. But when I tried to generate cell view in cadence using this code I am getting syntax error for $param_given, ddx etc. can ypu plz...
See more

Part and Inventory Search

Back
Top