Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am drawing the layout using a ctmm5 capacitor in xfab 180 process. The auto generated layout has metal 2 to 5 all connected by vias. I don't know what is supposed to be the other pin for the capacitor. When I run DRC it gives me these two errors. Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
