Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by siddun2

  1. S

    calculate transistor width value for clock buffer in standard cell library.

    Yes Somashekhar, I am considering both tran ratio & delay ratio equals to one. Since there are 4 transistors in clock buffer, what's the optimum way of modeling them in spice. -SIddu Nugli
  2. S

    calculate transistor width value for clock buffer in standard cell library.

    Hi, Anybody could explain the method to determine transistor(width) values for clock buffer in standard cell library? TIA, Siddu
See more

Part and Inventory Search

Back
Top