Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi hassan_k,
I am getting exactly the same error when I am trying to use Domain decomposition method. It works perfectly fine when I use it with just one node,i.e., 16cores and 32GB RAM (all memory shared between 16 cores). If I try to distribute the task over multiple nodes, I get the same...
Hi,
I am trying to run simulations on HFSS which has been installed on a linux based HPC platform. There are 1000's of cores available for me to use. Each computing node has 16 cores with maximum 32GB memory per node. I am trying to simulate antennas around 2THz frequency range. I have...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
