Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what is clock latency
Clock Latency is the delay in the clock signal from the clock source port to any clock pin in the circuit. Clock uncertainity is jitter. But jitter and skew are two different terms. Jitter is the variation in the clock period ( that is the clock edge might not be at
the...
Routing
The basic constraint is DRC, LVS, Timing, Crosstalk issues.
It depends on what routing you are doing. If it is a power routing, then there are few other things like EM/IR issues that has to be taken care of. If it is clock routing, then double spacing and shielding for high frequency...
setup slack
Hi,
Buffer addition to the capture clock path will definately help to improve the setup slack. But we need to be careful as it can violate hold at that point as we are delaying the capture clock. This methodology can be tried if the hold numbers are positive. Make sure that you add...
tcl or perl
According to me, most of the Physical Design reated scripts are programmed using TCL and the wrappers to these scripts are written using Perl. So to master in backend, Tcl and Perl are equally important.
timing closure
Hi,
Can anyone please explain me regarding the differences between timing analysis in PrimeTime using SPEF and SDF?
How is the timing analysis using SDF different from timing analysis using SPEF and which one is better?
Regards,
Shyamala
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.