Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes FvM.
Though usage of break helped me move ahead in simulation i am getting BLDSTP (Build Stop) error while i am running the code on Lint. It seems break is not synthesizable.
I have given it a run on Palladium, awaiting results.
I am trying to take up the issue to Incisiv team to get...
Hi,
I am very new to this forum, so please pardon any decorum that i may have violated.
Here is the reference code :
always @(posedge clk or negedge resetn)
begin
if(~resetn)
begin
for(int j=0; j<64; j++)
enable_data[j] <= 1'b1;
end
else
begin
if(data_accepted)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
