Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by shrxixi

  1. S

    Clock gating of the registers banks in a design

    Re: clock gating I have seen so many designs with and or nand used as gating cell. what is exact warning/error you see?

Part and Inventory Search

Back
Top