Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I will have a clock running with a period of 2ns.
My input will not change for 8ns.
so, during this 8ns time I can get four different output values(if all the input values are 1)
after 8ns new input values comes in and so does the output values
I need to incorporate a clock into the design. For every positive edge of the clock my output should change.
if the input is 1111...during first positive edge of the clock my output should be 11
and during second edge it should be 10 and so on
hello,
my input is a 4 bit binary...and my output should be 2 bit binary.
let's say that the input is 1010. If I go with a priority encoder I get the output as 11( which is the address of the MSB)
But for my application I need the addresses of both the 1's present in the 4 bit input.
I.e, the...
hello,
I have question regarding the encoding...please help me out with this.
I have a 4 bit input..lets say 0101 (right side bit being the most significant bit)..Now my logic(probably encoder) should give out address of all the 1's in the 4 bit input.
i.e., the output should be 11 and 01...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
