Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I want to design to design a low supply-voltage(1.2V) BGR in 65nm technology (reference out should be around 0.6v). Can any one guide me by providing some suitable architectures and valuable suggestions.
Thanks In Advance.
:-)
Can any one tell how leakage of capacitors in cadc increses the non linearity error of saradc ?
how inl/dnl error varies with CV chara of capacitor of cdac?
thanx in advance :lol:
Hai,
i am designing a time interleaved saradc which is a combination of 16 saradc operating in interleaving fashion. Can any one suggest a method to simulate inl and dnl of this time interleaved saradc..
Thanx in advance :-)
Can any one tell ,why ac gain varies in differential amplifier with resistive load while varying the ac input voltage? ( means getting high gain for low input voltage and low gain for higher ac input voltage)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
