Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I seek to model an array of copper vias embedded in a doped silicon wafer of conductivity 10^4 S/m in Q3D Extractor. With this level of conduction in the substrate what is the appropriate way to model this element? Should a source and sink be applied to the silicon and if so where? It would...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
