Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
there is no field under the gnd plane, so just place a waveport from gnd plane up to a certain height above the patch. the substrate should be in between the gnd plane and the patch.
I have made a dipole antenna, and I drove the two differential input ports with the waveport in differential driven terminal mode.
The simulation went well, but when I plot the far field, it was found that the field is actually the single input field, not with differential input.
I tried both...
I've found a wonderful tool for 4004 simulation, https://www.4004.com/2009/i400x_analyzer20091114.zip.
I can see the data in the reg is stored in the paracitic cap, and the data is periodically updated, which is more or less like a DDR. But I am still not sure whether it is really periodically...
Here is a part of the schematic of intel 4004CPU, which is the address register. I analysed the circuit, it has a data_read enable, data_write enable, and a decoded address line A and B(not know how they are clocked). But I can not fully understand how the register works. It seems that the data...
diy swr bridge
I noticed that Mini-Circuits provides some wideband directional couplers, however, at some frequencies, the directivityis less than 20dB, can it be used to build VNA without losing much of the accuracy? how much can calibration help?
Anyone knows the answer? thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
