Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by sheikh145

  1. S

    Questions about DFT and scan chains on a chip

    DFT question in current proj for a particular module ,longest chain contained 80 flops and no of scan chains is 50
  2. S

    what is electron-magnetic interference??

    can anybody tell more about EMI?what it is and when it comes into effect??
  3. S

    What is a clock gating error?

    about clock gating clock gating is helpful in power reduction
  4. S

    why not add buffer but lockup ??

    well thanks shahal,but i couldn't get much out of it.It will be really useful to me if u cud elaborate more on it.Thanks
  5. S

    why not add buffer but lockup ??

    hi all can u let me know more about EMI
  6. S

    What's the purpose of DFT (design for test)?

    Re: DFT :design for test value of a chip depends on where it is used actually i.e a chip being used in some kind of toys may turn out to be bad,its effect is less,we are losing a toy only.But if a chip is being used in some rocket ete. and there if it fails,loss could be in billions .So its...
See more

Part and Inventory Search

Back
Top