Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by shastri.vs

  1. S

    gpio pin not going low

    Hi, I am working on PXA270 controller. I am trying to make a GPIO pins low but its not happening. any idea. I am working on linux env.
  2. S

    smc91c111 ethernet linux driver problem

    hi, I am writing ethernet driver for smc91c111 lan controller for Gumstix board with PXA270 processor. Problem is I am not able configure any of the registers. From linux I am writing value but when I readback I am getting only FFFF. The GPIO pin of pxa is acting as Chip select for lan...
  3. S

    post if u have any good tutorials on How to writeBootLoaders

    post if u have any good tutorials on How to writeBootLoaders
  4. S

    Can anyone explain me what is .EQU used in arm assembly?

    equate files can anybody please tell me what are the equate files(.EQU) used in arm assembly.
  5. S

    What FIFOs and RAMs are to be used DC for xilinx or altera

    Re: What FIFOs and RAMs are to be used DC for xilinx or alte If u got the answer pls let me know !! i am a beginner having same doubt.
  6. S

    how to verify clock domain crossing ?

    kujigaya can you please explain a little more. what kind of timing checks need to be performed.
  7. S

    how to verify clock domain crossing ?

    bus bridge verification how to verify clock domain crossing ?? I have implemented a bus bridge using handshake mechanism. can anybody tell tell me what are the methods to verify it.
  8. S

    between pipelined bus vs nonpipelined bus

    pipelined bus what is the difference between pipelined bus and nonpipelined bus ??
  9. S

    interview questions on FPGAs

    Can anybody tell me what will be the questions on FPGAs in interview, suppose for spartan 3.
  10. S

    trial version of dc or synplify pro

    is it free with libero ide ??
  11. S

    trial version of dc or synplify pro

    Can get any trial version of design compiler ?? or any other good synthesizer tool except xilinx ISE.
  12. S

    help!!! is there anybody using systemc

    If you are building the SCV files then you can change the settings of your compiler. In case visual studio you can change the settings in project options as I mentioned above.
  13. S

    help!!! is there anybody using systemc

    You can change the target machine to 32bit. go to linker option/advanced/target machine and change it to 32 bit.
  14. S

    how ESL effects current functional verification methods?

    Re: ESL and Verification Dear ajayj, I appreciate your optimism. C to RTL has to undergo lot of refinement. It will take some time adapt to this new flow. But I strongly believe that for Control path design these tools are not useful. For data path its ok. The simulation speed is also very...
  15. S

    what is the mux synchronizer device?

    mux synchronizers what is mux synchronizer and how it is used to synchronize data path.
See more

Part and Inventory Search

Back
Top