Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi i have designed 8 point fft v7.1 using logicore 12.3... simulation is done.. but my output is full zero... the input which i m giving its taking....pls any1 help me..
My testbench code
module tb;
always
begin
clk =1;
#10;
clk =0;
#10;
end
// Inputs
reg clk;
reg start;
reg [31:0]...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
