Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sharanyakhamithkar

  1. S

    [SOLVED] Verilog code for N-bit Gray to Binary conversion

    I understand. Thanks and Ofcourse i have asked here after trying on google. If it is not for n-bits, i am getting output and finding online for the same. If it is generic conversion, which is N-bit, i am not finding anywhere, which is why i have asked in this forum! - - - Updated - - - Hi...
  2. S

    [SOLVED] Verilog code for N-bit Gray to Binary conversion

    Hi guys, I was trying to write a RTL code for Gray to Binary conversion for N number of bits. module gray2binary(gr,bi); parameter N=4; input [N-1:0]gr; output reg [N-1:0]bi; integer i=N-2; always @(*) begin bi[N-1]=gr[N-1]; for (i=N-2;i==0;i=i-1) $display("Entering for...
  3. S

    [SOLVED] [Moved] Need Help in designing Unusual Clock Dividers

    How to design the following unusual clock dividers and plot the timing diagrams using Cadence or Spice tool? 1 A glitch free odd integer clock divider with 50% duty cycle. 2 A glitch free non-integer clock divider with 50% duty cycle. 3 A glitch free non-integer clock divider without 50% duty...

Part and Inventory Search

Back
Top