Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,i want to use Xilinx Vitex 2pro FPGA to output a 100MHz wave as D/A clock input.who can tell me how many ps the jitter of FPGA i/os is,and does the jitter can degrade the sfdr of d/a?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.