Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Shahin Bayat

  1. S

    MOSRA Ageing simulator, no change in delta_Vth due to only HCI (relmode = 1)

    Hi Negar, I am also using the same technology and want to run similar analysis on 32/28nm FDSOI and was wondering if you have come up with a solution? I'm starting to work with MOSRA and have no experience on how to use it. Is it a free tool?
  2. S

    Ring Oscillator Design VHDL

    Sorry I didn't understand your initial post at all. It's starting to make more sense now though. It would be very nice if you could provide a link to a guide to how to implement such structures. I'm using Nexys 4 from Digilent and also the Vivado 2015 design suit.. Thanks!
  3. S

    Ring Oscillator Design VHDL

    Well, do you have a link to a tutorial on how to design such a circuit using LUT premitives? I'm using the Nexys 4 board from Digilent... I've never done anything like this at all, just very basic FPGA designs.
  4. S

    Ring Oscillator Design VHDL

    This sounds way too complicated... I have written the VHDL code for the following image and the code is attached: Is it possible to synthesize this and attach an oscilloscope to the output of the oscillator or just read the output of the counter? I'm new to FPGAs, so your reply makes no sense...
  5. S

    Ring Oscillator Design VHDL

    Hey guys, I need to implement some ring oscillators in Vivado on my Nexys4 FPGA from Xilinx and was wondering if anyone has some source code VHDL for a ring oscillator? I haven't used VHDL in a very long time and can benefit from such source code. I understand that I need to have an odd number...

Part and Inventory Search

Back
Top