Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by SHABU

  1. S

    Request TI starter kit: allegro 16.3 pcb file conversion to ascii or altium .pcbdoc

    Hi harry, PFA .alg file. Thanks, Shab
  2. S

    How define rule for specific PIN (PAD) in Altium Designer?

    Hi, Create pad class for all the NC pads and define a rule as required. It will work. Thanks, Shab
  3. S

    [moved] Does anybody know how to use relative paths in Altium component properties?

    Hi Shane, I dont think it is possible to the best of my knowledge Thanks, Shabu
  4. S

    Altium..how to find all the "U6"'s in a particular schematic?

    Hi Treez, Type JC in the keyboard. Its the command to jump to a Component. Type the Reference Designer(Your case it is U6).It will jump to each instance if u have U6 at multiple instances. Thanks, Shab
  5. S

    [moved] Does anybody know how to use relative paths in Altium component properties?

    Hi , Use supplier links to add all parametes , Datasheet links to the component. Thanks, Shab
  6. S

    [SOLVED] Altium - get traces to take on net of connected copper

    Hi, Refer the attached documentation. This will solve your Issue. Shabu
  7. S

    problem in create Geber file in allegro

    Hi , The Flash symbols added to the Padstack are missing in Directory path. Hope u copied only the .Dra Files initially. Create a new Padstack and Edit the Symbol , issue will be solved. Shabu
  8. S

    Altium designer schematic highlighted all

    Hi Keen, Net highlighted on a sheet in Altium designer doesnt highlight in other sheets. You have to highlight seperately for individual Sheets. Shab
  9. S

    Having issues creating schematic library.

    Post the error message it would be better to suggest something
  10. S

    Width Rule for BGA packages

    Define a room in the required layer and define a rule saying within room 'specify room name' and define width rules
  11. S

    Altium-designer-report generation

    Hi Balaji, I know what u are saying but that is not the solution for what i expected.
  12. S

    Orcad capture schematic to altium designer schematic conversion

    Hi All, I converted a orcad capture(.DSN) schematic file to altium designer schematic. During conversion properities attached to schematic symbol getting removed. Pls let me know what is the exact procedure for conversion. Thanks, shabby.
  13. S

    netlist creation in altium 6.6

    Hi Pradeep, Open your schematic - design- netlist for project - protel2. Netlist will be generated.(Refer attachment) Thanks, Shabu.
  14. S

    which software was used to create this PCB "GBP,GPT,REP,DRL extentions

    Hi hicham, It is altium designer. Modifing the gerbers is not advisible but if it is very small change you can use CAM350. But i would request you to get the pcb file and modify the layout and generate gerbers again. Thanks, Shabu
  15. S

    Altium 'IsViaInPad' Query

    Hi heckfy, Change via in pad vias to a different size from other vias and define rule for its polygon connect style and mask expansion separately for those vias. Ex. If you are using 10 mil vias. Just make via in pads as 10.1 and define rule for them.It will work. Thanks, Shabu.
See more

Part and Inventory Search

Back
Top