Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Yes of course you can integrate some input noise by modulating your input signal.That will tell that how much input noise your circuit can bare without degrading performance.You can do PSS or SNR also to find out noise performance of the circuit.Or you can also use DFT of calculator to find...
For the current mirror,In sub-thresold region you are not able to provide high impedance for tail current requirement as currents flowing is in nano amps.
In cadence 6,the place from where you run simulation there is list of variables which says inclusion list.Just specify any name in Vdc souce in schemetic, the specify name automaticly come as varible.When variable shown the place i said
,Just doble click on inclusion list option and you will...
I know the structure and it's working principle of sigma delta modulator.But problem is I want to find better structure for it and I want to use MATLAB to extract parameters before I implement in cadence.I have downloaded sigma delta tool box from matlab but I don't know how to use it or any...
I want to design 24 bit delta sigma adc with low power.What should be my first step??I read theory about it but still confused about which structure I should use??And how can I use MATLAB tool box to start my project??So pls guide me with my first step implementation in design??
Now if you talk about Cb value then,I think Cb is hold capacitor here.You need to choose it's value very carefully.Then you are right that node 1 parasitic capacitance effect more because cb remember it's previous effect by internal parasitic capacitance at node 1.And i guess hold capacitor is...
I just want to implement transistor level design.bandwidth and output resistance don't matter.Just need output signal with level shifting and with same or more swing .Thank you for your response.
Try to bring Kvco less than 200 MHz for better operation of PLL ...For that design voltage reference circuit very accurate for diff pair.and its also depend where you give your control voltage in diff pair.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
