Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@Taihung
i separate GND to tow king : signal gnd and power gnd i think i can add H.F gnd and joint them at same point but iam not sure if it will improve my level noise or not and i can see what is the HF gnd in my sepic .
And for me the signal GND is those 9 green GND. its right or no ...
@Taihung
To separate GND power and GND signal and maybe we can add GND hight frequency ?
u can just confirm it if iam right or no for power GND in SEPIC
For me green GND its power GND and HF gnd and red GND its HF gnd !
if i separate those GND in pcb i should connect them on the same...
@Taihung i do my design in EasyEDA so its very easy to share my project, give me just ur username and we can work at same project , i will very happy to see how we can do pcb without Gnd plane bottom and control all return path current and verry happy to share result It might also help other...
yes its not clear yet !
ok i can understand.
yes but as i share the result its oky with 50R so i want use only 5R and try to reduice nois noise with other method as i said 4 layer or change current path but the pcb design its now verry better then the first one but i should test the contucted...
No i didnt , but as i said i am not professional pcb design yet, so maybe i understand but i dont know how i can apply it my pcb design .....
maybe, but what i can say about #4 :
1- it is useless to increase the switching frequency it is also risky. The noise spectrum will be higher at...
i dont know how i can do professional pcb and control current return path (if iam an professional designer pcb i dont think i post this TOPIC). I tried with one version to delete gnd plane in top layer and use only piste and via gnd but (2layer and 4 layer it was my first change) i didnt see a...
thanks wery well, ur answer is very clear and enriching i will see what i can do . butmy problem i dont have speed scope with large BW. But when i pass test certification i used scope 1Ghz and save screen :
normal voltage is 25V and pic without snuber /Rg is up to 40V so 15V overvoltage and...
Hi,
Thanks for ur replay and those informations , so ur solution is good but that take time for us to adapt it bcs we need time ( (research and development, validation test ...).
And for our SEPIC efficiency now is good , so i need only to reduce noise for certification and i can say the gate...
dear experts ,
After a hard #work 😮💨to reduce noise for certify our equipment directive CISPR 16-2-3 class B with LNE , i had basically tow problem :
1- harmonics 50 MHz oscillator for Ethernet 10/100M design in mother boar. that is not the point of this post.
2- noise in power supply...
So the new scope without any change in pcb :
mesure around diode ref B360B.
mesure around coupled self.
and my last pcb and change ref of diode and add 50R in gate mosfet i have :
i think -40dbm is equivalent of 67dbuV .
YES i know , with my probe i have only image of noise and i work to reduce this noise below -40dbm to pass test.
yes of corse it will reduce noise but how i can add this foil in my borad for industrial use and how its cost ....
i dont know but with my prope i dont have any noise in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
