Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: LDO's psrr
To verify stability of LDO your must apply a small votage step at the input,
then current step at the output (votage step via small capacitor) and voltage step above power supply. Criterion of stability- at most one ring of transients at the output
It means that gain of corresponding amplifier at working frequency is low.
I usually make AC analyses of open loop to check Nyquist criterion- it saves a
plenty of time.
Parameters of crystal depends on manufacturer, frequency range, quality.
You can get equivalent parameters from Data Sheets ( Fox, etc). Of course crystal parameters don't depend upon circuit connection - Pierce, etc
The simplest decimator it is a counter - first order digital filer+ decimator.
For this case modulator must be also first order. Design is very
simple - 1 OpAmp, 3 capacitors, 1 comparator-latch.
1. AC check of phase margin, no matter closed loop simulation or open:
plots Vfb/(Vin-Vfb) both for phase and magnitude. Criterion PM > 70
2. Trans. Steps at the input (line regulation) and disterbance at the output (load regulation). No overshoots are allowed
There are no analog libraries such as standart cells, I/O, memories, etc. If you cannot design analog block (ADC, DAC, PLL, etc) yourself, you can obtain it from the third party. Distribution contains HDL description (Verilog and VHDL is commonly accepted) and optionally netlist, layout...
Use nmos transistor conrolled by power_down signal connecting all gates of nmos transistors and gnd. It prevents current sinking. At the same wave put pmos transistor (switch) controlled by (power_down)' signal connecting all gates of pmos transistors and vdd. It prevents sourcing from vdd. When...
cadence cdf user guide
CDF is a set of analog properties that has any cell in dfII database, including primitive, subcircuit, schematics, etc. You can define here netlisting procedure, parameter parsing. It is very powerfull tool.
Re: contact and via size
This is due to yield problems. Actually it is minimum opening size.
PS. If you need more contact/via area ( for reducing voltage drop on it, for elecromigration issues, etc) icrease number of contacts.
Re: how do I calculate the current in a cascode current mirr
This circuit will work at any voltage at any technology. Vth is parameter that marks two regions- subthreshold (weak inversion) and strong inversion.
Re: how do I calculate the current in a cascode current mirr
Usually current is calculated with very well known formula of Id.... Spice programs
calculate it very fast.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
