Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Senel

  1. S

    100 MHz Clock on Virtex 5 LX110T FPGA

    thanks for the reply. I generated a clock doubler on the Xilinx Core generator and gave that clock to the design and now it works at 100 MHz
  2. S

    100 MHz Clock on Virtex 5 LX110T FPGA

    Hi, Can I please know how to give a clock of 100 MHz on the Virtex 5 LX110T? (http://www.hitechglobal.com/boards/v5pciexpress.htm) The crystal says that it is 50 MHz and even when I give 100 MHz on the timing constraints file, my code on the board runs at 50 MHz(I checked this with a counter)...
See more

Part and Inventory Search

Back
Top