Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you friend.
I have downloaded few pages, but downloading hyperphysics pages makes me difficult to keep track and hyperlink.
Thanks & Regards,
Selin.
hyperphysics cd
Hi Friends,
Do any of you have hyperphysics/Physics2000 materials with you? If you have, will you share it with me?
Thanks in Advance.
Regards,
Selin.
Delays are not a big problem in asynchronous design. But for synchronous design, it is a severe problem. Calculate all the delays in terms of its Maximum value (Normally devices will have min, max and typical delays), and accordingly select the clock.
Best Regards.
Re: Verilog Pro Question
Try practicing to write testbench along with the program. You can use "silos" simulator for IEEE 1364-2001 compliant verilog simulation. It is freely available with Book CD "Verilog HDL, A Guide to Digital Design and Synthesis", Authored by Samir Palnitkar.
Best Regards.
Verification must cover all the stated requirements. Exception cases and other special test cases left out will be reported as bug in later stages and get corrected to improve the product. So the testbench should atleast have the test case for design requirement verification. Modularised...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
