Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
inductor power calculation switcher
The efficiency calculation includes the power consumption in the gate driver. This is really wierd phenomenan. Is there any other possibility for this?
buck converter calculation
Dear all,
I have a problem in simulating DC/DC buck converter in Cadence/ADS.
After simulating the converter, the power at the switch node (bet. PMOS and NMOS) is not same to the power at the load (after inductor).
It looks like the inductor generating some power...
I'd like to design DSM.
While I study the basic principals in DSM design, there are some questions.
which is the relationship bet. "loop filter gain" and "Quantization noise"?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
