Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
VCS 7.2 still doesn't support System Verilog Testbench
(the full 3.1a spec). Will that feature be on its way shortly, or is
Synopsys going to emphasize the VCS-exclusive NTB for the future?
When designers discuss the problems of integration in a system-on-chip, generally the talk is about complex functional logic blocks, processor cores, hundreds of memory instances and the like. If I/O gets discussed at all, it's usually as an afterthought. That bias can have its disadvantages...
EE Times
June 17, 2003 (1:55 p.m. EST)
SANTA CRUZ, Calif. — Sequence Design this week (June 17) is announcing that it is porting all of its EDA tools to Linux. The company also claims to be experiencing significant run-time speed ups with the open-source operating system.
According to...
We have heard the commotion over SystemC and an evolved Verilog. The IEEE 1364 Verilog committee has a plan to specify next-generation Verilog: 1364-2005. Verilog 2005 will be based on input from vendors (e.g., Cadence Design Systems, which made several donations to IEEE 1364 this month), users...
Sequence ports EDA tools to Linux
By Richard Goering, EE Times
Jun 17, 2003 (10:55 AM)
URL: **broken link removed**
SANTA CRUZ, Calif. — Sequence Design this week (June 17) is announcing that it is porting all of its EDA tools to Linux. The company also claims to be experiencing significant...
By PRNewswire
06/09/2003 08:03:20
URL: h**p://www.eedesign.com/story/80757
Actel Expands Web-Based Resource Center for ASIC and FPGA Design Engineers
Company's Resource Center Offers Information on Design Security, Neutron-Induced Firm Errors, Power Consumption and Green Packaging
SUNNYVALE...
System designers typically measure memory performance requirements in a combination of two situations: a statistical analysis of bandwidth averaged over a large sample of expected cycles, and a deterministic analysis of a smaller set of specific cycles for "must complete" tasks. Some...
'Complexity crisis' roils EDA, analyst says
By Richard Goering, EE Times
Jun 2, 2003 (8:46 AM)
URL: **broken link removed**
ANAHEIM, Calif. — The 100 million gate complexity made possible by 90 nanometer processes caused "panic" among power EDA users last year, and will fuel the demand for...
Prototyping system to use DAC spotlight
By Michael Santarini, EE Times
Jun 2, 2003 (8:06 AM)
URL: **broken link removed**
San Mateo, Calif. - Monterey Design Systems will preview its Calypso silicon virtual prototyping system at the Design Automation Conference this week.
Monterey created...
ARM extension adds RTOS security
MPU core vendor ARM Ltd. has released an extension to the ARM architecture designed to provide a secure foundation for systems running open operating systems such as Linux, Palm OS, Symbian OS and Windows CE. The company said it created the new TrustZone...
With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure and circuit power integrity are starting to become one of the main engineering challenges, thereby impacting the device's total time-to-market.
The shear amount of power consumed by...
Much of the news about EDA has been gloomy of late. You've read about lawsuits, revenue shortfalls, missing capabilities and user complaints about tools. Perhaps it's time, as we head into the 40th Design Automation Conference (DAC) this week, to look at what's right about the electronic design...
IEEE forum attendees support SystemVerilog
IEEE forum attendees support SystemVerilog
By Richard Goering, EE Times
Jun 3, 2003 (6:49 PM)
URL: h**p://www.eedesign.com/story/OEG20030603S0048
ANAHEIM, Calif. — Attendees at an IEEE 1364 working group forum at the Design Automation Conference here...
By Michael Santarini, EE Times
Jun 2, 2003 (10:12 AM)
URL: h**p://www.eedesign.com/story/OEG20030602S0081
San Mateo, Calif. - At the 40th Design Automation Conference this week in Anaheim, Calif., Synopsys Inc. will demonstrate the most recent version of its register-transfer-level-to-GDSII...
vera systemverilog compatibility
Cadence IEEE donation overlaps SystemVerilog
By Richard Goering, EE Times
Jun 2, 2003 (6:12 PM)
URL: **broken link removed**
ANAHEIM, Calif. — By announcing the donation of testbench language extensions to the IEEE's 1364 Verilog committee, Cadence Design...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
