Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ncsim: *w,rnquie: simulation is complete
It could be because of the following reason:
In the run file, if you are including multiple files using concatenation character "\" followed by space, then try removing that space. Otherwise, ncverilog treats the that is the last statement in the run...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
