Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sarit_g_t

  1. S

    Multi-Band CMOS RFIC Receivers/Transmitters

    Hi, I had been looking for the same stuff about 6 months back but as far as I remember I didnt find anything useful either on IEEE or google search. I suggest that you could try using some switched capacitor techniques.
  2. S

    RF power amplifier IC design

    Hi, Could you be a bit more specific on what kind of PA you are designing, i.e. in terms of class of operation, technology, and the specs you are targetting. I have personally design PA at 30 GHz and have a rteasonably good understanding of high speed designs.
  3. S

    How to simulate the gm of a differential amplifer?

    well one thing I do know is that the dI/dV thing usually gives a wrong picture in the way it is done in Cadence. I remember once having used Cadence to get the value of slew rate for an amplifier and got some crazy values bcos of the way Cadence calculates differentials. So use it with caution...
  4. S

    References about clock designs

    Clock design I dont have any particular specs. I need to learn it as I am going to be working on clock design in the near future and I do not have much idea of the area
  5. S

    what's good for learining BJT's and MOSFET's

    while sedra gives an analysis at elementary level... gray and meyer does a more detailed analysis at different levels... I suggest gray and meyer wud b better of the two for ur needs...
  6. S

    A problem of cascade of inverter driver!

    My experience is that beyond 3 levels, the cascade doesnt work as the delay introduced by itself offsets the delay due to output cap. One method could be to progressively size the inverters in the cascade so as to reach the desired drive...
  7. S

    hello, How to reduce 1/f output noise of amplifier?

    whats the frequency u r designing at??? Depending on that solutions may vary as far as i know.
  8. S

    How to reduce the noise in BJT and FET?

    Re: reduce the noise The effects of noise also depend on the kind of circuit one is making. For example, 1/f noise etc. are not signivficant when one is designing amplifiers in the Gigahertz range in modern technologies.
  9. S

    References about clock designs

    Can someone suggest me some good reference materials on Clock designs???

Part and Inventory Search

Back
Top